

• General Description

The CH50N100N combines advanced trench MOSFET technology with a low resistance package to provide extremely low $R_{DS(ON)}$. This device is ideal for load switch and battery protection applications.


• Features

- Advance high cell density Trench technology
- Low $R_{DS(ON)}$ to minimize conductive loss
- Low Gate Charge for fast switching
- Low Thermal resistance

• Application

- MB/VGA Vcore
- SMPS 2nd Synchronous Rectifier
- POL application
- BLDC Motor driver


• Product Summary



$V_{DS} = 100V$

$R_{DS(ON)} = 15m\Omega$

$I_D = 55A$



DFN5 x 6

• Ordering Information:

Part NO.	CH50N100N
Marking	CH50N100N
Packing Information	REEL TAPE
Basic ordering unit (pcs)	5000

• Absolute Maximum Ratings ($T_c = 25^\circ C$)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	20	V
Continuous Drain Current	$I_D@T_c=25^\circ C$	55	A
	$I_D@T_c=75^\circ C$	45	A
	$I_D@T_c=100^\circ C$	35	A
Pulsed Drain Current	I_{DM}	220	A
Total Power Dissipation($T_c=25^\circ C$)	$P_D@T_c=25^\circ C$	83	W
Total Power Dissipation($T_A=100^\circ C$)	$P_D@T_c=100^\circ C$	50	W
Operating Junction Temperature	T_J	-55 to 150	°C
Storage Temperature	T_{STG}	-55 to 150	°C
Single Pulse Avalanche Energy@ $L=0.1mH$	E_{AS}	8	mJ
Avalanche Current@ $L=0.1mH$	I_{AS}	150	A

•Thermal resistance

Parameter	Symbol	Min.	Typ.	Max.	Unit
Thermal resistance, junction - case	R _{thJC}	-	1.74		°C/W
Thermal resistance, junction - ambient	R _{thJA}	-	-	62	°C/W
Soldering temperature, wavesoldering for 10s	T _{sold}	-	-	125	°C

•Electronic Characteristics

Parameter	Symbol	Condition	Min.	Typ	Max.	Unit
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = 250μA	100			V
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 250μA	1.4	2.0	2.5	V
Drain-Source Leakage Current	I _{DSS}	V _{DS} =100V, V _{GS} = 0V			1.0	uA
Gate- Source Leakage Current	I _{GSS}	V _{GS} =+20V , V _{DS} = 0V			±100	nA
Static Drain-source On Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =20A		12	15	mΩ
		V _{GS} =4.5V, ID=20A		16	26	mΩ
Forward Transconductance	g _{FS}	V _{DS} = 15V, I _D =10A		18		s
Source-drain voltage	V _{SD}	I _S =8A			2.90	V

•Electronic Characteristics

Parameter	Symbol	Condition	Min.	Typ	Max.	Unit
Input capacitance	C _{iss}	V _{DS} = 50 V, V _{GS} = 0 V, F = 1 MHz	-	1441	-	pF
Output capacitance	C _{oss}		-	391	-	
Reverse transfer capacitance	C _{rss}		-	15	-	

•Gate Charge characteristics(T_a = 25°C)

Parameter	Symbol	Condition	Min.	Typ	Max.	Unit
Total gate charge	Q _g	V _{DS} =50V I _D = 20A V _{GS} = 10V	-	20	-	nC
Gate - Source charge	Q _{gs}		-	5	-	
Gate - Drain charge	Q _{gd}		-	4	-	

Note: ① Pulse Test : Pulse width ≤ 300μs, Duty cycle ≤ 2% ;

Electrical Characteristics Diagrams




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: Body-Diode Characteristics




Figure 6: Capacitance Characteristics




Figure 7: Gate-Charge Characteristics




Figure 8: Power De-rating






Figure 11: Normalized Maximum Transient Thermal Impedance






Figure 12: Maximum Forward Biased Safe Operating Area

Test Circuit and Waveform


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Diode Recovery Test Circuit & Waveforms



•Dimensions (DFN5x6)

Unit: mm



DIM.	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.90	1.00	1.10
A1	0	-	0.05
b	0.33	0.41	0.51
C	0.20	0.25	0.30
D1	4.80	4.90	5.00
D2	3.61	3.81	3.96
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
e	1.27 BSC		
H	0.41	0.51	0.61
K	1.10	-	-
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
α	0°	-	12°